	Application No.	Applicant(s)	
Notice of Allowability	10/604,587	CHANG, CHING-YU	
	Examiner	Art Unit	<u> </u>
	Pamela E Perkins	2822	Bu
Th MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS Is herewith (or previously mailed), a Notice of Allowance (PTOL-86 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT I of the Office or upon petition by the applicant. See 37 CFR 1.3′ 1. This communication is responsive to the amendment filed to	S (OR REMAINS) CLOSED in 5) or other appropriate common RIGHTS. This application is set and MPEP 1308. If and MPEP 1308. If an 12 May 2004. Examiner. If this communication to file in items of this application. If of this communication to file in items of the interest of the submitted. In items of the interest of	n this application. If not included unication will be mailed in due of subject to withdrawal from issue or (f). On No In this national stage application at the requirement of the requirement of the requirement of the drawings in the front (not the life 1.121(d). ERIAL must be submitted. No	ourse. THIS at the initiativ on from the uirements OTICE OF
Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such in	1.84(c)) should be written on the the header according to 37 CF	he drawings in the front (not the life 1.121(d). ERIAL must be submitted. No	·
Attachm nt(s) 1. ☐ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB Paper No./Mail Date) 6. ☐ Interview S Paper No./ /08), 7. ☑ Examiner's	oformal Patent Application (PTO ummary (PTO-413), //Mail Date Amendment/Comment Statement of Reasons for Allow	,
	\$	AMIR ZARABIAN SUPERVISORY PATENT EXAMIN TECHNOLOGY CENTER 2800	

DETAILED ACTION

This office action is in response to the filing of the amendment on 12 May 2004.

Claims 1-24 are pending; claims 10-14 have been withdrawn from consideration.

An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

The application has been amended as follows:

Cancel claims 10-14.

Allowable Subject Matter

Claims 1-9 and 15-24 are allowed.

Reasons for Allowance

The following is an examiner's statement of reasons for allowance: prior art does not anticipate, teach, or suggest a method of fabricating a non-volatile memory, where a longitudinal strip of stacked layer is formed over a substrate, wherein the longitudinal strip is a stack that includes a gate dielectric layer, a conductive layer and a cap layer; forming a buried bit line in the substrate on each side of the longitudinal strip; patterning the longitudinal strip to form a plurality of stacked blocks; forming a dielectric layer over the substrate, wherein the dielectric layer exposes the cap layers of the stacked blocks;

removing the cap layers of some of the stacked blocks to form a plurality of first opening exposing a portion of the conductive layer of the stacked blocks; and forming a word line over the dielectric layer and filling the first openings to connect the portion of the conductive layer exposed by the first opening of the stacked blocks in the same row serially to form a plurality of coding memory cells, wherein the coding memory cells having the word line connecting to the conductive layer of the stacked blocks are in a first data state and the coding memory cells having the word line connecting to the cap layers of the stacked blocks are in a second data state.

For example, Chang (6,541,828) discloses a method of fabricating a non-volatile memory where a longitudinal strip stacked layer is formed over a substrate; forming a buried bit line in the substrate on each side of the longitudinal strip; patterning the longitudinal strip to form a plurality of stacked blocks; forming a dielectric layer over the substrate; forming a word line over the dielectric layer. Chang further discloses forming the buried bit line using ion implantation with the longitudinal strip as a mask. However, Chang does not disclose, anticipate, teach, or suggest the longitudinal strip is a stack that includes a gate dielectric layer, a conductive layer and a cap layer; forming a dielectric layer over the substrate, wherein the dielectric layer exposes the cap layers of the stacked blocks; removing the cap layers of some of the stacked blocks to form a plurality of first opening exposing a portion of the conductive layer of the stacked blocks; and forming a word line over the dielectric layer and filling the first openings to connect the portion of the conductive layer exposed by the first opening of the stacked blocks in the same row serially to form a plurality of coding memory cells, wherein the coding

Art Unit: 2822

memory cells having the word line connecting to the conductive layer of the stacked blocks are in a first data state and the coding memory cells having the word line connecting to the cap layers of the stacked blocks are in a second data state.

Li et al. (6,545,310) disclose a method of fabricating a non-volatile memory where a longitudinal strip stacked layer is formed over a substrate and forming a word line over the substrate to connect blocks on the same row serially. However, Li et al. do not disclose, anticipate, teach or suggest forming a dielectric layer over the substrate, wherein the dielectric layer exposes the cap layers of the stacked blocks; removing the cap layers of some of the stacked blocks to form a plurality of first opening exposing a portion of the conductive layer of the stacked blocks; and forming a word line over the dielectric layer and filling the first openings to connect the portion of the conductive layer exposed by the first opening of the stacked blocks in the same row serially to form a plurality of coding memory cells, wherein the coding memory cells having the word line connecting to the conductive layer of the stacked blocks are in a first data state and the coding memory cells having the word line connecting to the cap layers of the stacked blocks are in a second data state.

The prior art made of record in this action does not anticipate, teach, or suggest a method of fabricating a non-volatile memory, where a longitudinal strip of stacked layer is formed over a substrate, wherein the longitudinal strip is a stack that includes a gate dielectric layer, a conductive layer and a cap layer; forming a buried bit line in the substrate on each side of the longitudinal strip; patterning the longitudinal strip to form a plurality of stacked blocks; forming a dielectric layer over the substrate, wherein the

dielectric layer exposes the cap layers of the stacked blocks; removing the cap layers of some of the stacked blocks to form a plurality of first opening exposing a portion of the conductive layer of the stacked blocks; and forming a word line over the dielectric layer and filling the first openings to connect the portion of the conductive layer exposed by the first opening of the stacked blocks in the same row serially to form a plurality of coding memory cells, wherein the coding memory cells having the word line connecting to the conductive layer of the stacked blocks are in a first data state and the coding memory cells having the word line connecting to the cap layers of the stacked blocks are in a second data state.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 9:00am to 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/604,587 Page 6

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PEP

AMIR ZARABIAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800